

Please type a plus sign (+) inside this box →

PTO/SB/08A (10-96)

Approved for use through 10/31/99. OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 1 of 2

Complete if Known

Application Number	(not yet assigned)
Filing Date	1-26-2001
First Named Inventor	BANERJEE, et al.
Group Art Unit	(not yet assigned)
Examiner Name	(not yet assigned)

Attorney Docket Number NWU - Pool

www.123RF.com

APPENDIX B DOCUMENTS

NT DOCUMENTS | Pages, Columns, Lines

Applicant	Date of Publication of Cited Document	Pages, Columns, Lines, Where Relevant
-----------	---------------------------------------	---------------------------------------

Shee

1

1

2

Attorney Docket Number

NWU - Pool

U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

Examiner
Signature

Date
Considered

1/28/03

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² See attached Kinds of U.S. Patent Documents. ³ Enter Office that issued the document, by the two-letter code (MPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box → **+**

Approved for use through 10/31/99. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO			Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i>			Application Number	(not yet assigned)
			Filing Date	1-26-2001
			First Named Inventor	BANERJEE, et al.
			Group Art Unit	(not yet assigned)
			Examiner Name	(not yet assigned)
Sheet	2	of	2	Attorney Docket Number
NWU - P001				

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials'	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	
C.C.	1.	P. BANERJEE, N. SHENOY, A. CHOURHARY, S. HAUCK, C. BACHMANN, M. HALDAR, P. JOISHA, A. JONES, A. KANHARE, A. NAYAK, S. PERIYACHERI, M. WALKDEN, D. ZARETSKY; A MATLAB Compiler For Distributed, Heterogeneous, Reconfigurable Computing Systems. Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'00, April 2000, 10 pages, Electrical and Computer Engineering, Northwestern University, Evanston, IL - 60208 - USA	
C.C.	2.	MALAY HALDAR, ANSHUMAN NAYAK, ALOK CHOURHARY and PRITH BANERJEE: AUTOMATED SYNTHESIS OF PIPELINED DESIGNS ON FPGAs FOR SIGNAL AND IMAGE PROCESSING APPLICATIONS DESCRIBED IN	
		MATLAB; Proc. of ASIA PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) January, 2001; 4 pages; MACH Design Systems, Inc. Schaumburg, IL USA	
C.C.	3.	MALAY HALDAR, ANSHUMAN NAYAK, ALOK CHOURHARY and PRITH BANERJEE: FPGA HARDWARE SYNTHESIS FROM MATLAB; VLSI DESIGN CONFERENCE, BANGALORE, INDIA; January 2001, 8 pages, Center For Parallel and Distributed Computing, Northwestern University, Evanston, IL 60208-3118 USA	

Examiner Signature		Date Considered	11/28/03
--------------------	---	-----------------	----------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.